Low Power Networks-on-Chip
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...
Saved in:
| 企業作者: | |
|---|---|
| 其他作者: | , , |
| 格式: | 電子 電子書 |
| 語言: | English |
| 出版: |
New York, NY :
Springer US : Imprint: Springer,
2011.
|
| 版: | 1st ed. 2011. |
| 主題: | |
| 在線閱讀: | https://doi.org/10.1007/978-1-4419-6911-8 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|