System-level Test and Validation of Hardware/Software Systems
New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers. As well as giving rise to new design practices,...
محفوظ في:
| مؤلف مشترك: | |
|---|---|
| مؤلفون آخرون: | , , |
| التنسيق: | الكتروني كتاب الكتروني |
| اللغة: | English |
| منشور في: |
London :
Springer London : Imprint: Springer,
2005.
|
| الطبعة: | 1st ed. 2005. |
| سلاسل: | Springer Series in Advanced Microelectronics,
17 |
| الموضوعات: | |
| الوصول للمادة أونلاين: | https://doi.org/10.1007/1-84628-145-8 |
| الوسوم: |
إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
جدول المحتويات:
- Modeling Permanent Faults
- Test Generation: A Symbolic Approach
- Test Generation: A Heuristic Approach
- Test Generation: A Hierarchical Approach
- Test Program Generation from High-level Microprocessor Descriptions
- Tackling Concurrency and Timing Problems
- An Approach to System-level Design for Test
- System-level Dependability Analysis.



