System-level Test and Validation of Hardware/Software Systems
New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers. As well as giving rise to new design practices,...
Na minha lista:
| Autor Corporativo: | |
|---|---|
| Outros Autores: | , , |
| Formato: | Recurso Electrónico livro electrónico |
| Idioma: | English |
| Publicado em: |
London :
Springer London : Imprint: Springer,
2005.
|
| Edição: | 1st ed. 2005. |
| Colecção: | Springer Series in Advanced Microelectronics,
17 |
| Assuntos: | |
| Acesso em linha: | https://doi.org/10.1007/1-84628-145-8 |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Sumário:
- Modeling Permanent Faults
- Test Generation: A Symbolic Approach
- Test Generation: A Heuristic Approach
- Test Generation: A Hierarchical Approach
- Test Program Generation from High-level Microprocessor Descriptions
- Tackling Concurrency and Timing Problems
- An Approach to System-level Design for Test
- System-level Dependability Analysis.



