Rezultaty - parallel instruction processor function function https

Inne możliwości wyszukiwania:
instruction processor » instruction processing , construction processes , construction process
parallel instruction » parallel construction , parallel intrusion , parallel insertion
processor function » processes function , processes functions , process functions
function function » function functional , functions functional , function dysfunction
function https » functions https , fiction https

Network and Parallel Computing IFIP International Conference, NPC 2005, Beijing, China, November 30 - December 3, 2005, Proceedings /

Wydane 2005

Spis treści: “... Optical Networks -- A Parallel O(n27n/8) Time-Memory-Processor Tradeoff for Knapsack-Like Problems...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Languages and Compilers for Parallel Computing 18th International Workshop, LCPC 2005, Hawthorne, NY, USA, October 20-22, 2005, Revised Selected Papers /

Wydane 2006

Spis treści: “... Domain Specific Language on Network Processors -- Array Replication to Increase Parallelism...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Embedded Computer Systems: Architectures, Modeling, and Simulation 6th International Workshop, SAMOS 2006, Samos, Greece, July 17-20, 2006, Proceedings /

Wydane 2006

Spis treści: “... Spaces with Massively Parallel Embedded Processors -- Efficient Automated Clock Gating Using CoDeL...”
Dokumenty pełnotekstowe

Elektroniczne E-book

High-Performance Computing 6th International Symposium, ISHPC 2005, Nara, Japan, September 7-9, 2005, First International Workshop on Advance Low Power Systems, ALPS 2006, Revised...

Wydane 2008

Spis treści: “... -- Exploiting Execution Locality with a Decoupled Kilo-Instruction Processor -- Decoupled State-Execute...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Reconfigurable Computing: Architectures, Tools, and Applications 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008, Proceedings /

Wydane 2008

Spis treści: “... Synthesis with Cancel Tokens -- Instruction Set Extension -- ARISE Machines: Extending Processors...”
Dokumenty pełnotekstowe

Elektroniczne E-book

High Performance Embedded Architectures and Compilers Third International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008, Proceedings /

Wydane 2008

Spis treści: “... Processor with Variable Length Instructions -- Experiences with Parallelizing a Bio-informatics Program...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Advances in Computer Systems Architecture 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings /

Wydane 2006

Spis treści: “... for Coordinating Data-Parallel Programs (Position Statement) -- Implementations of Square-Root and Exponential...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Embedded Computer Systems: Architectures, Modeling, and Simulation 8th International Workshop, SAMOS 2008, Samos, Greece, July 21-24, 2008, Proceedings /

Wydane 2008

Spis treści: “... Different Cache Levels in a Soft Real-Time SMT Processor -- Impact of Software Bypassing on Instruction...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Embedded Computer Systems: Architectures, Modeling, and Simulation 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007, Proceedings /

Wydane 2007

Spis treści: “... on a Massively Parallel Embedded Processor -- Stream Image Processing on a Dual-Core Embedded System...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings /

Wydane 2007

Spis treści: “... Processor Architecture Using Asynchronous Function Units -- A Bypass Mechanism to Enhance Branch Predictor...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proc...

Wydane 2007

Spis treści: “... on the TTA -- Asynchronous Functional Coupling for Low Power Sensor Network Processors -- A Heuristic...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Computer Science -- Theory and Applications First International Symposium on Computer Science in Russia, CSR 2006, St. Petersburg, Russia, June 8-12, 2006, Proceedings /

Wydane 2006

Spis treści: “... -- Instruction Selection for ARM/Thumb Processors Based on a Multi-objective Ant Algorithm -- A New Flow Control...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Architecture of Computing Systems -- ARCS 2013 26th International Conference, Prague, Czech Republic, February 19-22, 2013 Proceedings /

Wydane 2013

Spis treści: “...-virtualized CAN Controller for Multi-core Processors in Real-Time Applications -- Shrinking L1 Instruction...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Reconfigurable Computing: Architectures, Tools and Applications 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010, Proceedings /

Wydane 2010

Spis treści: “... -- Architecture-Aware Custom Instruction Generation for Reconfigurable Processors -- Cost and Performance...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Automatic SIMD Vectorization of SSA-based Control Flow Graphs

od Karrenberg, Ralf., Karrenberg, Ralf.
Wydane 2015

Hasła przedmiotowe: “...Programming Languages, Compilers, Interpreters. https://scigraph.springernature.com/ontologies...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Applied Reconfigurable Computing 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings /

Wydane 2015

Spis treści: “... Instruction Memory Cache Blocks -- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Emerging Trends in Computing, Informatics, Systems Sciences, and Engineering

Wydane 2013

Spis treści: “... Environment -- The Analysis of the Efficiency of Parallelization of Existing Serial Code on the Basis...”
Dokumenty pełnotekstowe

Elektroniczne E-book

Redukuj rezultaty