Search Results - parallel microprocessor programming functionality setting https

Search alternatives:
programming functionality » programming functional , programming functionals , program functionality
parallel microprocessor » parallel coprocessors , parallel processor , xscale microprocessor
functionality setting » functionality testing , functionality securing , functional setting
setting https » being https , writing https , feeding https

High-Performance Computing 6th International Symposium, ISHPC 2005, Nara, Japan, September 7-9, 2005, First International Workshop on Advance Low Power Systems, ALPS 2006, Revised...

Published 2008

Table of Contents: “... for Volume Data Sets by Using Critical Point Graph -- Hybrid Parallelization and Flat Parallelization in HPF...”
View full text

Electronic eBook

Multicore Systems On-Chip: Practical Software/Hardware Design

by Ben Abdallah, Abderazek., Ben Abdallah, Abderazek.
Published 2013

Table of Contents: “... NoCs -- Parallelizing Compiler for Single and Multicore Computing -- Power Optimization Techniques...”
View full text

Electronic eBook

Transactions on High-Performance Embedded Architectures and Compilers IV

Published 2011

Table of Contents: “... Time-Varying Program Behavior Using Phase Complexity Surfaces -- Compiler Directed Issue Queue Energy...”
View full text

Electronic eBook

Computer Aided Systems Theory – EUROCAST 2005 10th International Conference on Computer Aided Systems Theory, Las Palmas de Gran Canaria, Spain, February 7-11, 2005, Revised Select...

Published 2005

Table of Contents: “... of Cryptographical Boolean Functions -- Algorithm for Proving the Knowledge of an Independent Vertex Set...”
View full text

Electronic eBook

Applications of Evolutionary Computing Evoworkshops: EvoBIO, EvoCOMNET, EvoHot, EvoIASP, EvoMUSART, and EvoSTOC /

Published 2005

Table of Contents: “... -- Automatic Completion and Refinement of Verification Sets for Microprocessor Cores -- A Genetic Algorithm...”
View full text

Electronic eBook

Embedded Computer Systems: Architectures, Modeling, and Simulation 6th International Workshop, SAMOS 2006, Samos, Greece, July 17-20, 2006, Proceedings /

Published 2006

Table of Contents: “... Spaces with Massively Parallel Embedded Processors -- Efficient Automated Clock Gating Using CoDeL...”
View full text

Electronic eBook

Reconfigurable Computing: Architectures, Tools, and Applications 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008, Proceedings /

Published 2008

Table of Contents: “...Keynotes -- Synthesizing FPGA Circuits from Parallel Programs -- From Silicon to Science: The Long...”
View full text

Electronic eBook

Embedded Computer Systems: Architectures, Modeling, and Simulation 8th International Workshop, SAMOS 2008, Samos, Greece, July 21-24, 2008, Proceedings /

Published 2008

Table of Contents: “... -- to Programming Multicores -- Design Issues in Parallel Array Languages for Shared Memory -- An Architecture...”
View full text

Electronic eBook

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proc...

Published 2007

Table of Contents: “... Measurements -- A Flexible General-Purpose Parallelizing Architecture for Nested Loops in Reconfigurable...”
View full text

Electronic eBook

Information and Communications Security 8th International Conference, ICICS 2006, Raleigh, NC, USA, December 4-7, 2006, Proceedings /

Published 2006

Table of Contents: “... to Iterative Servers (Short Paper) -- An Independent Function-Parallel Firewall Architecture for High-Speed...”
View full text

Electronic eBook

Intelligent Technologies and Engineering Systems

Published 2013

Table of Contents: “... Recognition Based on Rough Set -- Electroencephalogram Lifting Recognition Using Unsupervised Gray-Based...”
View full text

Electronic eBook

Embedded System Design: Topics, Techniques and Trends IFIP TC10 Working Conference: International Embedded Systems Symposium (IESS), May 30 - June 1, 2007, Irvine (CA), USA /

Published 2007

Table of Contents: “... and Partitioning -- A Hybrid Approach for System-Level Design Evaluation -- Automatic Parallelization of Sequential...”
View full text

Electronic eBook

Narrow Search