Rezultati - parallel processor implementation function function https*

Poišči alternative:
processor implementation » process implementation , processes implementation , project implementation
implementation function » implementation functional , implementation section , implementation execution
parallel processor » parallel processors , parallel processes , parallel process
function function » function functional , functions functional , function dysfunction
function https » functions https , fiction https

Network and Parallel Computing IFIP International Conference, NPC 2010, Zhengzhou, China, September 13-15, 2010, Proceedings /

Izdano 2010

Kazalo: “...-Performance of Multi-core Processors -- Internet-Based Virtual Computing Environment -- Session 1...”
Polni tekst

Elektronski eKnjiga

Parallel Computing Technologies 9th International Conference, PaCT 2007, Pereslavl-Zalessky, Russia, September 3-7, 2007, Proceedings /

Izdano 2007

Kazalo: “... to Sensor Acquired Information -- Parallel Broadband Finite Element Time Domain Algorithm Implemented...”
Polni tekst

Elektronski eKnjiga

Algorithms and Architectures for Parallel Processing 10th International Conference, ICA3PP 2010, Busan, Korea, May 21-23, 2010. Proceedings, Part I /

Izdano 2010

Kazalo: “... in Distributed Environments by Simultaneous Fragmentation and Allocation -- Parallel Architectures -- Function...”
Polni tekst

Elektronski eKnjiga

Algorithms and Architectures for Parallel Processing 10th International Conference, ICA3PP 2010, Busan, Korea, May 21-23, 2010. Workshops, Part II /

Izdano 2010

Kazalo: “...The 2010 International Symposium on Frontiers of Parallel and Distributed Computing (FPDC 2010...”
Polni tekst

Elektronski eKnjiga

New Horizons of Parallel and Distributed Computing

Izdano 2005

Kazalo: “... without Trusted Parties -- Scheduling Parallel Tasks onto Numa Multiprocessors with Inter-Processor...”
Polni tekst

Elektronski eKnjiga

Network and Parallel Computing IFIP International Conference, NPC 2005, Beijing, China, November 30 - December 3, 2005, Proceedings /

Izdano 2005

Kazalo: “... Optical Networks -- A Parallel O(n27n/8) Time-Memory-Processor Tradeoff for Knapsack-Like Problems...”
Polni tekst

Elektronski eKnjiga

Euro-Par 2009, Parallel Processing - Workshops HPPC, HeteroPar, PROPER, ROIA, UNICORE, VHPC, Delft, The Netherlands, August 25-28, 2009, Workshops /

Izdano 2010

Kazalo: “... on Heterogeneous Processors Based on Their Functional Performance Models -- Accelerating S3D: A GPGPU Case Study...”
Polni tekst

Elektronski eKnjiga

Parallel Processing and Applied Mathematics, Part II 8th International Conference, PPAM 2009, Wroclaw, Poland, September 13-16, 2009, Proceedings /

Izdano 2010

Kazalo: “... Simulations -- Parallel Implementation of a Steady State Thermal and Hydraulic Analysis of Pipe Networks...”
Polni tekst

Elektronski eKnjiga

From Model-Driven Design to Resource Management for Distributed Embedded Systems IFIP TC 10 Working Conference on Distributed and Parallel Embedded Systems (DIPES 2006) October 11-13, 2006, Braga, Portugal /

Izdano 2006

Kazalo: “... Nodes -- Transient Processor/Bus Fault Tolerance for Embedded Systems -- Distributed Timed Multitasking...”
Polni tekst

Elektronski eKnjiga

Embedded Computer Systems: Architectures, Modeling, and Simulation 6th International Workshop, SAMOS 2006, Samos, Greece, July 17-20, 2006, Proceedings /

Izdano 2006

Kazalo: “... Spaces with Massively Parallel Embedded Processors -- Efficient Automated Clock Gating Using CoDeL...”
Polni tekst

Elektronski eKnjiga

High Performance Embedded Architectures and Compilers Third International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008, Proceedings /

Izdano 2008

Kazalo: “... Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE -- IIa Reconfigurable - ASIP...”
Polni tekst

Elektronski eKnjiga

Reconfigurable Computing: Architectures, Tools, and Applications 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008, Proceedings /

Izdano 2008

Kazalo: “... Structure of 64-Bit Exponential Function Implemented in FPGAs -- A Framework for the Automatic Generation...”
Polni tekst

Elektronski eKnjiga

Advances in Computer Systems Architecture 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings /

Izdano 2006

Kazalo: “... for Coordinating Data-Parallel Programs (Position Statement) -- Implementations of Square-Root and Exponential...”
Polni tekst

Elektronski eKnjiga

Embedded Computer Systems: Architectures, Modeling, and Simulation 8th International Workshop, SAMOS 2008, Samos, Greece, July 21-24, 2008, Proceedings /

Izdano 2008

Kazalo: “... Different Cache Levels in a Soft Real-Time SMT Processor -- Impact of Software Bypassing on Instruction...”
Polni tekst

Elektronski eKnjiga

Embedded Computer Systems: Architectures, Modeling, and Simulation 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007, Proceedings /

Izdano 2007

Kazalo: “... on a Massively Parallel Embedded Processor -- Stream Image Processing on a Dual-Core Embedded System...”
Polni tekst

Elektronski eKnjiga

Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings /

Izdano 2007

Kazalo: “... Processor Architecture Using Asynchronous Function Units -- A Bypass Mechanism to Enhance Branch Predictor...”
Polni tekst

Elektronski eKnjiga

Turbo Decoder Architecture for Beyond-4G Applications

od Wong, Cheng-Chi., Wong, Cheng-Chi., Chang, Hsie-Chia.
Izdano 2014

Kazalo: “...Introduction -- Conventional Architecture of Turbo Decoder -- Turbo Decoder with Parallel...”
Polni tekst

Elektronski eKnjiga

Platform Based Design at the Electronic System Level Industry Perspectives and Experiences /

Izdano 2006

Kazalo: “... -- The Configurable Processor View of Platform Provision -- Peripheral Modeling for Platform Driven ESL Design...”
Polni tekst

Elektronski eKnjiga

VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Santa Cruz, CA, USA,...

Izdano 2013

Kazalo: “... Programs for Functional Test and Diagnosis of VLIW Processors -- SEU-Aware Low-Power Memories Using a...”
Polni tekst

Elektronski eKnjiga

Advanced Techniques in Computing Sciences and Software Engineering

Izdano 2010

Kazalo: “...Bridging Calculus and Statistics: Null - Hypotheses Underlain by Functional Equations...”
Polni tekst

Elektronski eKnjiga

Zoži iskanje