Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors /
Saved in:
| Main Author: | Larki, Farhad, (Author) |
|---|---|
| Format: | Thesis Book |
| Language: | English |
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012) -
Fabrication and simulation of lithographically defined junctionless lateral gate silicon nanowire transistors
by: Larki, Farhad
Published: (2012) -
Fabrication and simulation of P-type junctionless silicon nanowire transistor using silicon on insulator and atomic force microscope nano lithography /
by: Dehzangi, Arash.
Published: (2012) -
Fabrication of p-type Double gate and Single gate Junctionless silicon nanowire transistor by Atomic force microscopy nanolithography
by: Dehzangi, Arash, et al.
Published: (2013) -
Simulation of transport in laterally gated junctionless transistors fabricated by local anodization with an atomic force microscope
by: Larki, Farhad, et al.
Published: (2013)
