Imagen de Portada

High-Level Verification Methods and Tools for Verification of System-Level Designs /

This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autores Principales: Kundu, Sudipta. (Autor, http://id.loc.gov/vocabulary/relators/aut), Lerner, Sorin. (http://id.loc.gov/vocabulary/relators/aut), Gupta, Rajesh K. (http://id.loc.gov/vocabulary/relators/aut)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Lenguaje:English
Publicado: New York, NY : Springer New York : Imprint: Springer, 2011.
Edición:1st ed. 2011.
Materias:
Electronic circuits.
Computer-aided engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Acceso en línea:https://doi.org/10.1007/978-1-4419-9359-5
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
Tabla de Contenidos:
  • Introduction
  • Related Work
  • Background
  • Execution-based Model Checking for High-Level Designs
  • Efficient Symbolic Analysis for Concurrent Programs
  • Translation Validation of High-Level Synthesis
  • Parameterized Program Equivalence Checking
  • Conclusions and Future Work.

Ejemplares similares