High-Level Verification Methods and Tools for Verification of System-Level Designs /
This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...
Enregistré dans:
| Auteurs principaux: | , , |
|---|---|
| Collectivité auteur: | |
| Format: | Électronique eBook |
| Langue: | English |
| Publié: |
New York, NY :
Springer New York : Imprint: Springer,
2011.
|
| Édition: | 1st ed. 2011. |
| Sujets: | |
| Accès en ligne: | https://doi.org/10.1007/978-1-4419-9359-5 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Table des matières:
- Introduction
- Related Work
- Background
- Execution-based Model Checking for High-Level Designs
- Efficient Symbolic Analysis for Concurrent Programs
- Translation Validation of High-Level Synthesis
- Parameterized Program Equivalence Checking
- Conclusions and Future Work.