Íomhá Chlúdaigh

High-Level Verification Methods and Tools for Verification of System-Level Designs /

This book looks at the problem of design verification with a view towards speeding up the process of verification by developing methods that apply to levels of abstraction above RTL or synchronous logic descriptions. Typically such descriptions capture design functionality at the system level, hence...

Cur síos iomlán

Saved in:
Sonraí Bibleagrafaíochta
Main Authors: Kundu, Sudipta. (Údar, http://id.loc.gov/vocabulary/relators/aut), Lerner, Sorin. (http://id.loc.gov/vocabulary/relators/aut), Gupta, Rajesh K. (http://id.loc.gov/vocabulary/relators/aut)
Údar Corparáideach: SpringerLink (Online service)
Formáid: Leictreonach ríomhLeabhar
Teanga:English
Foilsithe: New York, NY : Springer New York : Imprint: Springer, 2011.
Eagrán:1st ed. 2011.
Ábhair:
Electronic circuits.
Computer-aided engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Rochtain Ar Líne:https://doi.org/10.1007/978-1-4419-9359-5
Clibeanna: Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
Clár Ábhair:
  • Introduction
  • Related Work
  • Background
  • Execution-based Model Checking for High-Level Designs
  • Efficient Symbolic Analysis for Concurrent Programs
  • Translation Validation of High-Level Synthesis
  • Parameterized Program Equivalence Checking
  • Conclusions and Future Work.

Míreanna Comhchosúla