Low Power Interconnect Design

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses.  It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the tot...

Celý popis

Uloženo v:
Podrobná bibliografie
Hlavní autor: Saini, Sandeep. (Autor, http://id.loc.gov/vocabulary/relators/aut)
Korporativní autor: SpringerLink (Online service)
Médium: Elektronický zdroj E-kniha
Jazyk:English
Vydáno: New York, NY : Springer New York : Imprint: Springer, 2015.
Vydání:1st ed. 2015.
Témata:
On-line přístup:https://doi.org/10.1007/978-1-4614-1323-3
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
Obsah:
  • Part I Basics of Interconnect Design
  • Introduction to Interconnects
  • CMOS Buffer
  • Part II Buffer and Schmidt trigger Insertion Techniques for Low Power Interconnect Design
  • Buffer Insertion as a Solution to Interconnect Issues
  • Schmidt Trigger Approach
  • Part III Bus Coding Techniques for Low Power Interconnect Design
  • Bus Coding Techniques.