Cover Image

A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The...

Full description

Saved in:
Bibliographic Details
Main Authors: Kovalev, Mikhail. (Author, http://id.loc.gov/vocabulary/relators/aut), Müller, Silvia M. (http://id.loc.gov/vocabulary/relators/aut), Paul, Wolfgang J. (http://id.loc.gov/vocabulary/relators/aut)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:English
Published: Cham : Springer International Publishing : Imprint: Springer, 2014.
Edition:1st ed. 2014.
Series:Theoretical Computer Science and General Issues ; 9000
Subjects:
Algorithms.
Software engineering.
Computer hardware.
Microprocessors.
Computer communication systems.
Programming languages (Electronic computers).
Algorithm Analysis and Problem Complexity.
Software Engineering.
Computer Hardware.
Processor Architectures.
Computer Communication Networks.
Programming Languages, Compilers, Interpreters.
Online Access:https://doi.org/10.1007/978-3-319-13906-7
Tags: Add Tag
No Tags, Be the first to tag this record!

Internet

https://doi.org/10.1007/978-3-319-13906-7

Similar Items