A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The...

Celý popis

Uloženo v:
Podrobná bibliografie
Hlavní autoři: Kovalev, Mikhail. (Autor, http://id.loc.gov/vocabulary/relators/aut), Müller, Silvia M. (http://id.loc.gov/vocabulary/relators/aut), Paul, Wolfgang J. (http://id.loc.gov/vocabulary/relators/aut)
Korporativní autor: SpringerLink (Online service)
Médium: Elektronický zdroj E-kniha
Jazyk:English
Vydáno: Cham : Springer International Publishing : Imprint: Springer, 2014.
Vydání:1st ed. 2014.
Edice:Theoretical Computer Science and General Issues ; 9000
Témata:
On-line přístup:https://doi.org/10.1007/978-3-319-13906-7
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!