A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /
This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The...
Saved in:
| Main Authors: | , , |
|---|---|
| Institution som forfatter: | |
| Format: | Electronisk eBog |
| Sprog: | English |
| Udgivet: |
Cham :
Springer International Publishing : Imprint: Springer,
2014.
|
| Udgivelse: | 1st ed. 2014. |
| Serier: | Theoretical Computer Science and General Issues ;
9000 |
| Fag: | |
| Online adgang: | https://doi.org/10.1007/978-3-319-13906-7 |
| Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|



