Slika na naslovnici

A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The...

Popoln opis

Shranjeno v:
Bibliografske podrobnosti
Main Authors: Kovalev, Mikhail. (Author, http://id.loc.gov/vocabulary/relators/aut), Müller, Silvia M. (http://id.loc.gov/vocabulary/relators/aut), Paul, Wolfgang J. (http://id.loc.gov/vocabulary/relators/aut)
Korporativna značnica: SpringerLink (Online service)
Format: Elektronski eKnjiga
Jezik:English
Izdano: Cham : Springer International Publishing : Imprint: Springer, 2014.
Izdaja:1st ed. 2014.
Serija:Theoretical Computer Science and General Issues ; 9000
Teme:
Algorithms.
Software engineering.
Computer hardware.
Microprocessors.
Computer communication systems.
Programming languages (Electronic computers).
Algorithm Analysis and Problem Complexity.
Software Engineering.
Computer Hardware.
Processor Architectures.
Computer Communication Networks.
Programming Languages, Compilers, Interpreters.
Online dostop:https://doi.org/10.1007/978-3-319-13906-7
Oznake: Označite
Brez oznak, prvi označite!

Internet

https://doi.org/10.1007/978-3-319-13906-7

Podobne knjige/članki