Omslagsbild

A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The...

Full beskrivning

Sparad:
Bibliografiska uppgifter
Huvudupphovsmän: Kovalev, Mikhail. (Författare, medförfattare, http://id.loc.gov/vocabulary/relators/aut), Müller, Silvia M. (http://id.loc.gov/vocabulary/relators/aut), Paul, Wolfgang J. (http://id.loc.gov/vocabulary/relators/aut)
Institutionell upphovsman: SpringerLink (Online service)
Materialtyp: Elektronisk E-bok
Språk:English
Publicerad: Cham : Springer International Publishing : Imprint: Springer, 2014.
Upplaga:1st ed. 2014.
Serie:Theoretical Computer Science and General Issues ; 9000
Ämnen:
Algorithms.
Software engineering.
Computer hardware.
Microprocessors.
Computer communication systems.
Programming languages (Electronic computers).
Algorithm Analysis and Problem Complexity.
Software Engineering.
Computer Hardware.
Processor Architectures.
Computer Communication Networks.
Programming Languages, Compilers, Interpreters.
Länkar:https://doi.org/10.1007/978-3-319-13906-7
Taggar: Lägg till en tagg
Inga taggar, Lägg till första taggen!

Internet

https://doi.org/10.1007/978-3-319-13906-7

Liknande verk