Low power pipelined FFT processor architecture on FPGA
Fast Fourier Transform (FFT) processor is the hardware implementation for FFT algorithms for Discrete Fourier Transform (DFT) which compute any signal in time domain to frequency domain. This processor plays an important role in many applications such as digital video broadcasting, wireless sensor n...
Saved in:
| Main Authors: | Mohd Hassan, Siti Lailatul, Sulaiman, Nasri, Abdul Halim, Ili Shairah |
|---|---|
| Format: | Conference or Workshop Item |
| Language: | English |
| Published: |
IEEE
2018
|
| Online Access: | http://psasir.upm.edu.my/id/eprint/36555/1/Low%20power%20pipelined%20FFT%20processor%20architecture%20on%20FPGA.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Pipelined fast Fourier transform (FFT) processor power optimization
by: Mohd Hassan, Siti Lailatul, et al.
Published: (2019) -
Genetic algorithms for word iength optimization of FFT processors /
by: Nasri Sulaiman. -
Genetic algorithm optimization for coefficient of FFT processor
by: Pang, Jia Hong, et al.
Published: (2010) -
Design of a reconfigurable FFT processor using multi-objective genetic algorithm
by: Pang, Jia Hong, et al.
Published: (2010) -
Signal-to-noise ratio study on pipelined fast fourier transform processor
by: Hassan, Siti Lailatul, et al.
Published: (2018)
