Torthaí Cuardaigh - processor implementation https functionals function https*

Cuardaigh malartuithe:
processor implementation » process implementation , processes implementation , project implementation
implementation https » instrumentation https , implementation _
functionals function » function function , functions functional , function dysfunction
https functionals » type functionals , data functionals , flaps functional
function https » functions https , fiction https

Embedded Systems Development From Functional Models to Implementations /

Foilsithe 2014

Clár Ábhair: “...-Based Design and Synthesis -- Modeling, Analysis, and Implementation of Streaming Applications...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Energy-Efficient Communication Processors Design and Implementation for Emerging Wireless Systems /

le Fasthuber, Robert., Fasthuber, Robert., Catthoor, Francky., Raghavan, Praveen., Naessens, Frederik.
Foilsithe 2013

Clár Ábhair: “...Context and State-of-the-Art -- Processor Template for the Wireless Domain -- Case Study 1: MIMO...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Functional Verification of Programmable Embedded Architectures A Top-Down Approach /

le Mishra, Prabhat., Mishra, Prabhat., Dutt, Nikil D.
Foilsithe 2005

Clár Ábhair: “...to Functional Verification -- Architecture Specification -- Architecture Specification...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Functional Verification of Dynamically Reconfigurable FPGA-based Systems

le Gong, Lingkan., Gong, Lingkan., Diessel, Oliver.
Foilsithe 2015

Ábhair: “...Processor Architectures. https://scigraph.springernature.com/ontologies/product-market-codes/I13014...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

The NeuroProcessor An Integrated Interface to Biological Neural Networks /

le Perelman, Yevgeny., Perelman, Yevgeny., Ginosar, Ran.
Foilsithe 2008

Ábhair: “...Circuits and Systems. https://scigraph.springernature.com/ontologies/product-market-codes/T24068...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Computer Arithmetic Algorithms and Hardware Implementations /

le Vlăduţiu, Mircea., Vlăduţiu, Mircea.
Foilsithe 2012

Clár Ábhair: “...The representation of numbers in computing systems -- Functional analysis and synthesis of binary...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms

le Kogel, Tim., Kogel, Tim., Leupers, Rainer., Meyr, Heinrich.
Foilsithe 2006

Ábhair: “...Circuits and Systems. https://scigraph.springernature.com/ontologies/product-market-codes/T24068...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /

le Kovalev, Mikhail., Kovalev, Mikhail., Müller, Silvia M., Paul, Wolfgang J.
Foilsithe 2014

Clár Ábhair: “... -- Basic Pipelined Processor Design -- Transforming the Sequential Design -- Scheduling Functions -- Use...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Model-Driven Design Using IEC 61499 A Synchronous Approach for Embedded and Automation Systems /

le Yoong, Li Hsien., Yoong, Li Hsien., Roop, Partha S., Bhatti, Zeeshan E., Kuo, Matthew M. Y.
Foilsithe 2015

Clár Ábhair: “... -- Formal Model for IEC 61499 Function Blocks -- Efficient Code Synthesis from Function Blocks...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Embedded Computer Systems: Architectures, Modeling, and Simulation 6th International Workshop, SAMOS 2006, Samos, Greece, July 17-20, 2006, Proceedings /

Foilsithe 2006

Clár Ábhair: “... Spaces with Massively Parallel Embedded Processors -- Efficient Automated Clock Gating Using CoDeL...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Advances in Computer Systems Architecture 11th Asia-Pacific Conference, ACSAC 2006, Shanghai, China, September 6-8, 2006, Proceedings /

Foilsithe 2006

Clár Ábhair: “... for SMT Processors -- The New BCD Subtractor and Its Reversible Logic Implementation -- Power-Efficient...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

High Performance Embedded Architectures and Compilers Third International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008, Proceedings /

Foilsithe 2008

Clár Ábhair: “... Multithreaded and Multicore Processors -- MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Reconfigurable Computing: Architectures, Tools, and Applications 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008, Proceedings /

Foilsithe 2008

Clár Ábhair: “... Structure of 64-Bit Exponential Function Implemented in FPGAs -- A Framework for the Automatic Generation...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Advances in Computer Systems Architecture 12th Asia-Pacific Conference, ACSAC 2007, Seoul, Korea, August 23-25, 2007, Proceedings /

Foilsithe 2007

Clár Ábhair: “... Processor Architecture Using Asynchronous Function Units -- A Bypass Mechanism to Enhance Branch Predictor...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Embedded Computer Systems: Architectures, Modeling, and Simulation 8th International Workshop, SAMOS 2008, Samos, Greece, July 21-24, 2008, Proceedings /

Foilsithe 2008

Clár Ábhair: “... Different Cache Levels in a Soft Real-Time SMT Processor -- Impact of Software Bypassing on Instruction...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Embedded Computer Systems: Architectures, Modeling, and Simulation 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007, Proceedings /

Foilsithe 2007

Clár Ábhair: “... Design Space Exploration -- Processor Components -- Resource Conflict Detection in Simulation of Function...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Embedded Computer Systems: Architectures, Modeling, and Simulation 5th International Workshop, SAMOS 2005, Samos, Greece, July 18-20, Proceedings /

Foilsithe 2005

Clár Ábhair: “... and Implementations -- Interprocedural Optimization for Dynamic Hardware Configurations -- Reconfigurable Embedded...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Introduction to Hardware Security and Trust

Foilsithe 2012

Clár Ábhair: “...1. Background on VLSI Testing -- 2. Hardware Implementation of Hash Functions -- 3. RSA...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

System-Level Validation High-Level Modeling and Directed Test Generation Techniques /

le Chen, Mingsong., Chen, Mingsong., Qin, Xiaoke., Koo, Heon-Mo., Mishra, Prabhat.
Foilsithe 2013

Clár Ábhair: “... -- Functional Test Compaction.- Property Clustering and Learning Techniques -- Decision Ordering Based Learning...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

Embedded Systems Design with FPGAs

Foilsithe 2013

Clár Ábhair: “... Video Codecs -- CAPH: A Language for Implementing Stream-Processing Applications on FPGAs -- Compact...”
Faigh an téacs iomlán

Leictreonach ríomhLeabhar

1
2
3
4
5
6
Ar aghaidh »
[6]

Cuardach Cúng