Low Power Networks-on-Chip
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...
Saved in:
| 企业作者: | |
|---|---|
| 其他作者: | , , |
| 格式: | 电子 电子书 |
| 语言: | English |
| 出版: |
New York, NY :
Springer US : Imprint: Springer,
2011.
|
| 版: | 1st ed. 2011. |
| 主题: | |
| 在线阅读: | https://doi.org/10.1007/978-1-4419-6911-8 |
| 标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
书本目录:
- Network-on-Chip Power Estimation
- Timing
- synchronous/asynchronous communication
- Network-on-Chip link design
- Topology exploration
- Network-on-Chip support for CMP/MPSoCs
- Network design for 3D stacked logic and memory
- Beyond the wired Network-on-Chip.