صورة الغلاف

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

وصف كامل

محفوظ في:
التفاصيل البيبلوغرافية
المؤلفون الرئيسيون: Saxena, Prashant. (مؤلف, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
مؤلف مشترك: SpringerLink (Online service)
التنسيق: الكتروني كتاب الكتروني
اللغة:English
منشور في: New York, NY : Springer US : Imprint: Springer, 2007.
الطبعة:1st ed. 2007.
سلاسل:Integrated Circuits and Systems,
الموضوعات:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
الوصول للمادة أونلاين:https://doi.org/10.1007/0-387-48550-3
الوسوم: إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
جدول المحتويات:
  • The Origins of Congestion
  • An Introduction to Routing Congestion
  • The Estimation of Congestion
  • Placement-level Metrics for Routing Congestion
  • Synthesis-level Metrics for Routing Congestion
  • The Optimization of Congestion
  • Congestion Optimization During Interconnect Synthesis and Routing
  • Congestion Optimization During Placement
  • Congestion Optimization During Technology Mapping and Logic Synthesis
  • Congestion Implications of High Level Design.

مواد مشابهة