Azala

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Deskribapen osoa

Gorde:
Xehetasun bibliografikoak
Egile Nagusiak: Saxena, Prashant. (Egilea, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Erakunde egilea: SpringerLink (Online service)
Formatua: Baliabide elektronikoa eBook
Hizkuntza:English
Argitaratua: New York, NY : Springer US : Imprint: Springer, 2007.
Edizioa:1st ed. 2007.
Saila:Integrated Circuits and Systems,
Gaiak:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Sarrera elektronikoa:https://doi.org/10.1007/0-387-48550-3
Etiketak: Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
Izan zaitez lehena ohar bat uzten!
Lehenik saioa ireki behar duzu

Antzeko izenburuak