תמונות העטיפה

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

תיאור מלא

שמור ב:
מידע ביבליוגרפי
Main Authors: Saxena, Prashant. (Author, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
מחבר תאגידי: SpringerLink (Online service)
פורמט: אלקטרוני ספר אלקטרוני
שפה:English
יצא לאור: New York, NY : Springer US : Imprint: Springer, 2007.
מהדורה:1st ed. 2007.
סדרה:Integrated Circuits and Systems,
נושאים:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
גישה מקוונת:https://doi.org/10.1007/0-387-48550-3
תגים: הוספת תג
אין תגיות, היה/י הראשונ/ה לתייג את הרשומה!
תוכן הענינים:
  • The Origins of Congestion
  • An Introduction to Routing Congestion
  • The Estimation of Congestion
  • Placement-level Metrics for Routing Congestion
  • Synthesis-level Metrics for Routing Congestion
  • The Optimization of Congestion
  • Congestion Optimization During Interconnect Synthesis and Routing
  • Congestion Optimization During Placement
  • Congestion Optimization During Technology Mapping and Logic Synthesis
  • Congestion Implications of High Level Design.

פריטים דומים