Beeld op de omslag

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Volledige beschrijving

Bewaard in:
Bibliografische gegevens
Hoofdauteurs: Saxena, Prashant. (Auteur, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Coauteur: SpringerLink (Online service)
Formaat: Elektronisch E-boek
Taal:English
Gepubliceerd in: New York, NY : Springer US : Imprint: Springer, 2007.
Editie:1st ed. 2007.
Reeks:Integrated Circuits and Systems,
Onderwerpen:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Online toegang:https://doi.org/10.1007/0-387-48550-3
Tags: Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
Inhoudsopgave:
  • The Origins of Congestion
  • An Introduction to Routing Congestion
  • The Estimation of Congestion
  • Placement-level Metrics for Routing Congestion
  • Synthesis-level Metrics for Routing Congestion
  • The Optimization of Congestion
  • Congestion Optimization During Interconnect Synthesis and Routing
  • Congestion Optimization During Placement
  • Congestion Optimization During Technology Mapping and Logic Synthesis
  • Congestion Implications of High Level Design.

Gelijkaardige items