Routing Congestion in VLSI Circuits Estimation and Optimization /
With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...
保存先:
| 主要な著者: | , , |
|---|---|
| 団体著者: | |
| フォーマット: | 電子媒体 eBook |
| 言語: | English |
| 出版事項: |
New York, NY :
Springer US : Imprint: Springer,
2007.
|
| 版: | 1st ed. 2007. |
| シリーズ: | Integrated Circuits and Systems,
|
| 主題: | |
| オンライン･アクセス: | https://doi.org/10.1007/0-387-48550-3 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
このレコードへの初めてのコメントを付けませんか!