Omslagsbild

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Full beskrivning

Sparad:
Bibliografiska uppgifter
Huvudupphovsmän: Saxena, Prashant. (Författare, medförfattare, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Institutionell upphovsman: SpringerLink (Online service)
Materialtyp: Elektronisk E-bok
Språk:English
Publicerad: New York, NY : Springer US : Imprint: Springer, 2007.
Upplaga:1st ed. 2007.
Serie:Integrated Circuits and Systems,
Ämnen:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Länkar:https://doi.org/10.1007/0-387-48550-3
Taggar: Lägg till en tagg
Inga taggar, Lägg till första taggen!
Lägg till första kommentaren!
Du måste logga in först

Liknande verk