Buchumschlag

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Saxena, Prashant. (VerfasserIn, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Körperschaft: SpringerLink (Online service)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: New York, NY : Springer US : Imprint: Springer, 2007.
Ausgabe:1st ed. 2007.
Schriftenreihe:Integrated Circuits and Systems,
Schlagworte:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Online Zugang:https://doi.org/10.1007/0-387-48550-3
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

Online

https://doi.org/10.1007/0-387-48550-3

Ähnliche Einträge