Cover Image

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Full description

Saved in:
Bibliographic Details
Main Authors: Saxena, Prashant. (Author, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Corporate Author: SpringerLink (Online service)
Format: Electronic eBook
Language:English
Published: New York, NY : Springer US : Imprint: Springer, 2007.
Edition:1st ed. 2007.
Series:Integrated Circuits and Systems,
Subjects:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Online Access:https://doi.org/10.1007/0-387-48550-3
Tags: Add Tag
No Tags, Be the first to tag this record!

Internet

https://doi.org/10.1007/0-387-48550-3

Similar Items