Imaxe de Portada

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Descrición completa

Gardado en:
Detalles Bibliográficos
Main Authors: Saxena, Prashant. (Author, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:English
Publicado: New York, NY : Springer US : Imprint: Springer, 2007.
Edición:1st ed. 2007.
Series:Integrated Circuits and Systems,
Subjects:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Acceso en liña:https://doi.org/10.1007/0-387-48550-3
Tags: Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!

Internet

https://doi.org/10.1007/0-387-48550-3

Títulos similares