Slika na naslovnici

Routing Congestion in VLSI Circuits Estimation and Optimization /

With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...

Popoln opis

Shranjeno v:
Bibliografske podrobnosti
Main Authors: Saxena, Prashant. (Author, http://id.loc.gov/vocabulary/relators/aut), Shelar, Rupesh S. (http://id.loc.gov/vocabulary/relators/aut), Sapatnekar, Sachin. (http://id.loc.gov/vocabulary/relators/aut)
Korporativna značnica: SpringerLink (Online service)
Format: Elektronski eKnjiga
Jezik:English
Izdano: New York, NY : Springer US : Imprint: Springer, 2007.
Izdaja:1st ed. 2007.
Serija:Integrated Circuits and Systems,
Teme:
Electronic circuits.
Computer-aided engineering.
Electrical engineering.
Circuits and Systems.
Computer-Aided Engineering (CAD, CAE) and Design.
Communications Engineering, Networks.
Online dostop:https://doi.org/10.1007/0-387-48550-3
Oznake: Označite
Brez oznak, prvi označite!

Internet

https://doi.org/10.1007/0-387-48550-3

Podobne knjige/članki