Routing Congestion in VLSI Circuits Estimation and Optimization /
With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intel...
Saved in:
| Main Authors: | , , |
|---|---|
| 企業作者: | |
| 格式: | 電子 電子書 |
| 語言: | English |
| 出版: |
New York, NY :
Springer US : Imprint: Springer,
2007.
|
| 版: | 1st ed. 2007. |
| 叢編: | Integrated Circuits and Systems,
|
| 主題: | |
| 在線閱讀: | https://doi.org/10.1007/0-387-48550-3 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|