Scalable Multi-core Architectures Design Methodologies and Tools /
As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallalization of the computation and 3D integration technologies lead to distributed memory architectures....
Shranjeno v:
| Korporativna značnica: | SpringerLink (Online service) |
|---|---|
| Drugi avtorji: | Soudris, Dimitrios. (Editor, http://id.loc.gov/vocabulary/relators/edt), Jantsch, Axel. (Editor, http://id.loc.gov/vocabulary/relators/edt) |
| Format: | Elektronski eKnjiga |
| Jezik: | English |
| Izdano: |
New York, NY :
Springer New York : Imprint: Springer,
2012.
|
| Izdaja: | 1st ed. 2012. |
| Teme: | |
| Online dostop: | https://doi.org/10.1007/978-1-4419-6778-7 |
| Oznake: |
Označite
Brez oznak, prvi označite!
|
Podobne knjige/članki
-
Scalable Techniques for Formal Verification
od: Ray, Sandip., et al.
Izdano: (2010) -
Programming Many-Core Chips
od: Vajda, András., et al.
Izdano: (2011) -
Multi-objective Design Space Exploration of Multiprocessor SoC Architectures The MULTICUBE Approach /
Izdano: (2011) -
Synthesis of Embedded Software Frameworks and Methodologies for Correctness by Construction /
Izdano: (2010) -
Understanding and Using the Controller Area Network Communication Protocol Theory and Practice /
od: Di Natale, Marco., et al.
Izdano: (2012)



