Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for handheld electronic devices such as cell-phon...
Na minha lista:
| Principais autores: | Ahuja, Sumit. (Autor, http://id.loc.gov/vocabulary/relators/aut), Lakshminarayana, Avinash. (http://id.loc.gov/vocabulary/relators/aut), Shukla, Sandeep Kumar. (http://id.loc.gov/vocabulary/relators/aut) |
|---|---|
| Autor Corporativo: | SpringerLink (Online service) |
| Formato: | Recurso Eletrônico livro eletrônico |
| Idioma: | English |
| Publicado em: |
New York, NY :
Springer New York : Imprint: Springer,
2012.
|
| Edição: | 1st ed. 2012. |
| Assuntos: | |
| Acesso em linha: | https://doi.org/10.1007/978-1-4614-0872-7 |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Registros relacionados
-
Power-Aware Testing and Test Strategies for Low Power Devices
Publicado em: (2010) -
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
por: Singh, Gaurav., et al.
Publicado em: (2010) -
Power-efficient System Design
por: Panda, Preeti Ranjan., et al.
Publicado em: (2010) -
Low Power Networks-on-Chip
Publicado em: (2011) -
Low-Power Variation-Tolerant Design in Nanometer Silicon
Publicado em: (2011)



